Design & Reuse
Catalog of SIP Cores
System on Chip design resources

8 Lanes LVDS RX IO PAD, UMC 40nm LP/RVT LowK Logic Process

8 Lanes LVDS RX IO PAD, UMC 40nm LP/RVT LowK Logic Process...