Design & Reuse
Catalog of SIP Cores
System on Chip design resources

UMC 40nm LP Logic Process Two-Port Register File with LVT Peripheral Memory Compiler

UMC 40nm LP Logic Process Two-Port Register File with LVT Peripheral Memory Compiler...