Design & Reuse
Catalog of SIP Cores
System on Chip design resources

UMC 55nm uLP LowK Logic Process One Port Register File with forward biased and UHVT periphery

UMC 55nm uLP LowK Logic Process One Port Register File with forward biased and UHVT periphery...