Design & Reuse
Catalog of SIP Cores
System on Chip design resources

UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell

UMC 40nm Low Power Process PG SP-SRAM with Row redundancy for 213 bit cell...