Design & Reuse
Catalog of SIP Cores
System on Chip design resources

UMC 40nm uLP Logic Process 1-Port Register File with Peri-HVT

UMC 40nm uLP Logic Process 1-Port Register File with Peri-HVT...