Design & Reuse
Catalog of SIP Cores
System on Chip design resources

LVDS Rx IO IP, 500Mbps, UMC 90nm LL process

Low Power LVDS Receiver IO 500Mbps, UMC 55nm SP/RVT Low-K Logic process....