Design & Reuse

Two Port Register File Compiler IP, UMC 0.13um SP/FSG process

UMC 0.13um SP/FSG Logic process synchronous Two Port (1R1W) Register File SRAM memory compiler....