Design & Reuse

Standard Cell (MiniLib) Library IP, RVT, 8 tracks, UMC 55nm SP process

UMC 55nm SP/RVT Low-K Logic process Mini-Library Core Cell Library....