LDPC
The Configurable LDPC and PHY FEC IP Core is a synthesizable SystemVerilog implementation for encoding and iterative decoding of generic, quasi-cyclic...
You must be registered with the D&R website to view the full search results, including:
-
Complete datasheets for products
- Contact Suppliers for information
