32-bit RISC-V CPU with M, Zicsr extensions, and External Debug support
The Core belongs to the latest DCD’s DRVX Core Family, with:
* a five-stage pipeline,
* Harvard architecture
* flexible size of program and dat...
You must be registered with the D&R website to view the full search results, including:
-
Complete datasheets for products
- Contact Suppliers for information
