Design & Reuse
Catalog of SIP Cores
System on Chip design resources

IoT Subsystem with AXI Multi-layer AHB Multi-matrix Bus System

For designs requiring high performance with multiple data channels and perhaps multi-processing, we can build your subsystem around the Cortex process...