Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

SATA 3 Host Controller on ARRIA V FPGA

The LDS SATA 3 HOST AR5GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Macth FIFO on a ALTERA Stratix IV GX FPGA. T...