Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

Single Lane and Quad Lane 5Gbps PCIe2.0 PHY IP in TSMC 65GP process

TERMINUS CIRCUITS PCIe GEN2.0 PHY is high performance, low power, low latency Single & Quad-Lane PCI Express PHY that supports PCI Express protocol an...