Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

SATA 2 HOST ON CYCLONE 5 GX

The LDS SATA 2 HOST_C5GX IP incorporates the Transport layer, the Link layer, the PHY layer and the Rate Match FIFO on a ALTERA Cyclone V GX FPGA. The...