Design & Reuse

USB 3.1 Gen1/Gen2 PHY IP, Silicon Proven in UMC 28HPC

It supports both USB 3.1 Gen1 and Gen2 with this PHY IP. By offering a complete on-chip physical transceiver solution with built-in jitter injection, ...