Design & Reuse

MIPI D-PHY Receiver IP, 80Mbps - 1Gbps, UMC 40nm LP process

MIPI Receiver 80Mbps-1Gbps, Combo PHY for MIPI & HiSPi & LVDS & SubLVDS, UMC 40nm LP Low-K Logic process, Two Lane....