Design & Reuse

USB 3.0 OTG PHY IP, UMC 40nm LP process

USB 3.0 PHY, UMC 40nm Logic/Mixed-Mode Low Power/RVT+LVT process....