Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

V-by-One Receiver

Analog part of 600Mbps to 4Gbps 4-lane V-By-One receiver with embedded CDR circuit, VCC=0.9V; UMC 28nm HPC+ LowK Logic Process....