Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

Compute Express Link (CXL) 2.0 Controller

Rambus Compute Express Link (CXL) 2.0 Controller leverages a silicon-proven PCIe 5.0 controller architecture for the CXL.io path, and adds CXL.cache a...