Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

CXL Controller

Low-latency Controller IP for cache-coherent root-port, end-point, and dual-mode applications The CadenceĀ® Controller IP for CXL provides the logic r...