Design & Reuse

PCIe 3.0 Serdes PHY IP, Silicon Proven in TSMC 12FFC

To support high-bandwidth applications, PCIe 3.0 PHY IP provides a low-power, multi-lane, high-performance design. The PCIe 3.0 IP complies with the P...