Design & Reuse

PCIe 3.0 Serdes PHY IP, Silicon Proven in SMIC 40LP

Compliance with the PCIe 3.0 Base Specification is standardized by the PCIe 3.0 PHY IP with PIPE 4.3 interface standard. Because the low power mode op...