Design & Reuse

PCIe 2.0 Serdes PHY IP, Silicon Proven in SMIC 14SF+

The PCIe 2.0 transceiver IP supports all PCIe 2.0 Base applications. It complies with the PIPE 3.0 standard. This IP incorporates high-speed mixed sig...