Design & Reuse
Catalog of SIP Cores
System on Chip design resources

VG22: 1.8V/3.3V multi-voltage GPIO library with 5V ODIO & analog, TSMC 22nm

A silicon-proven inline wirebond I/O library in TSMC 22nm with dynamic 1.8V/3.3V multi-voltage GPIO (25/75/150MHz), 5V fail-safe open-drain I/O, and a...