Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

PCIe Controller IP, PCIe Gen-2 with the AXI interface, x4 Lanes, Soft IP

PCIe Gen2 x4 Lane Endpoint Controller....