Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

PCI Express PHY IP, PCIe Gen-1, 1 Lanes, UMC 0.18um G2 process

PCI-Express PHY with PIPE interface, 1 lane PCI-E PHY, UMC 0.18um GII Logic (RVT) process....