Design & Reuse

PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 55nm SP process

PCIE Gen.II, UMC 55nm SP/RVT Low-K Logic process....