Design & Reuse

PCI Express Gen2 PHY IP, PCIe Gen-2, 1 Lanes, UMC 90nm SP process

PCI-Express II PHY, UMC 90nm SP/RVT Low-K process....