Design & Reuse

PCI Express Gen2 PHY IP, PCIe Gen-2, 4 Lanes, UMC 90nm SP process

4x lane PCI Express Gen II PHY, UMC 90nm SP/RVT Low-K Logic process....