Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

USB 2.0 OTG PHY IP, UMC 65nm SP process

USB2.0 OTG (VDT and ID are included in PHY), UMC 65nm SP/HVT Low-K process....