Design & Reuse

USB 2.0 OTG PHY IP, UMC 65nm LP process

USB2.0 OTG PHY (VDT and ID are included in PHY), UMC 65nm LP/RVT Low-K Logic process....