The MI2CS macro implements a synchronous single-chip I2C Slave Macro capable of linking one CPU to one I2C-bus. Communication with I2C-bus is carried ...

You must be registered with the D&R website to view the full search results, including:

Complete datasheets for products
Contact Suppliers for information

I2C Slave

You must be registered with the D&R website to view the full search results, including:

Login