Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

SATA III HOST Controller on Virtex 6

The LDS SATA 3 HOST XV6 IP incorporates the Transport layer, the Link layer and the PHY layer on a Xilinx Virtex 6 speed grade 2 FPGA. The LDS SATA 3 ...