Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

Supports all key features and performance requirements in the CXL 3.0, 2.0, 1.1 and 1.0 specifications

The Synopsys Compute Express Link (CXL) Controller IP implements the port logic required to build a CXL device, host or switch, and can be configured ...