Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

Multi-Standard SerDes PHY (4nm)

The MSS PHY IP consists of a hard macro PMA architecture supporting multi-standard NRZ signaling up to 20 Gbps, compliant with PCIe Gen4, DisplayPort ...