Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

SLVS-EC 2.0 RX PHY (14nm)

The SLVS-EC Receiver PHY IP consists of a hard macro architecture compliant with SLVS-EC version 2.0 specification, supporting data rate up to 10 Gbps...