Design & Reuse
Catalog of SIP Cores
System on Chip design resources

PCIe 6.0/5.0 PHY (8nm) 8LPU

The PCIe PHY IP consists of hardmacro PMA and softmacro PMD compliant to PCIe Base 6.x and 5.x specification. This IP offers a cost-effective and low-...