Design & Reuse
Catalog of SIP Cores
System on Chip design resources

AXI to UCIe Bridge IP

SmartDV's AXI to UCIe Bridge IP is a silicon-proven, fully featured chiplet interconnect bridge solution purpose-built for SoC and multi-die system de...