Design & Reuse
Catalog of SIP Cores
Silicon on Chip design resources

PCIe 4/5 Refenece Clock PLL with SSCS - GLOBALFOUNDRIES 12LP+

Analog Bits’ Programmable SERDES provides a Physical Media Attachment (PMA) Layer and synthesizable Physical Coding Sublayer (PCS). The integrated PHY...