Design & Reuse

1 - 33Gbps PCIe Gen1-5 SerDes PHY (AXLinkIO MR)

The AXLinkIO MR IP utilizes the silicon-proven AXLinkIO transceiver architecture for medium-reach and PCIe type of channel links....