Design & Reuse
Catalog of SIP Cores
System on Chip design resources

eSPI Controller/Target RTL SystemVerilog IP

Digital Blocks' DB-eSPI-Controller-Target-AMBA is a highly versatile, fully synthesizable SystemVerilog IP Core conforming to the eSPI 1.6 Specificati...