Design & Reuse
Catalog of SIP Cores
System on Chip design resources

XPHY Chip-to-Chip Serdes Whitebox IP - ST 28FDSOI

This 10–11 Gbps low-power chip-to-chip SerDes IP is implemented and silicon-proven in ST 28FDSOI. The transceiver platform consists of one data slice ...