Design & Reuse

Single Port SRAM Compiler IP, UMC 55nm SP process

UMC 55nm SP Low-K Logic process Synchronous Single Port SRAM using 0.425-Bit cell memory compiler....