Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Single Port SRAM Compiler IP, 4.0um2 bit cells, High density, Low Power, UMC 0.18um G2 process

UMC 0.18um GII Logic process synchronous high density, Low Power mini Single Port SRAM....