Design & Reuse

Single Port SRAM Compiler IP, UMC 40nm LP process

ULL Single Port SRAM with row redundancy, UMC 40nm LP process....