DDR2/3 PHY Combo PHY data block (1.0v SP & 2.5V device); UMC 90nm SP/RVT LowK Logic Process

You must be registered with the D&R website to view the full search results, including:

• Complete datasheets for products
• Contact Suppliers for information