Command/Address Block of DDR3/DDR4/LPDDR2/LPDDR3 Combo PHY supporting 2-rank application for Copper Pillar Bump Flip Chip Version; UMC 40nm LP LVT/RVT LowK Logic Process

You must be registered with the D&R website to view the full search results, including:

• Complete datasheets for products
• Contact Suppliers for information