Design & Reuse
Catalog of SIP Cores
System on Chip design resources

Embedded synchronous single port SRAM/ROM memory controller with AXI slave port.

Embedded synchronous single port SRAM/ROM memory controller with AXI slave port....