Design & Reuse
Catalog of SIP Cores
System on Chip design resources

DDR3L Memory Controller IP optimized for low latency

DDR3L interface provides full support for the DDR3L interface, compatible with DDR3L protocol standard of 8GB_DDR3L and DFI-version 3.1 or higher Spec...