Design & Reuse

Single Port SRAM Compiler IP, 4.0um2 bit cells, Synchronous high density, UMC 0.18um LL process

UMC 0.18um LL Logic process synchronous high density Single Port SRAM memory compiler....